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Improved Electrical Properties of Ge p-MOSFET
With HfO2 Gate Dielectric by Using
TaOxNy Interlayer
J. P. Xu, X. F. Zhang, C. X. Li, P. T. Lai, and C. L. Chan
Abstract—The electrical characteristics of germanium p-metal–
oxide–semiconductor (p-MOS) capacitor and p-MOS field-effect
transistor (FET) with a stack gate dielectric of HfO2/TaOxNy are
investigated. Experimental results show that MOS devices exhibit
much lower gate leakage current than MOS devices with only
HfO2 as gate dielectric, good interface properties, good transistor
characteristics, and about 1.7-fold hole-mobility enhancement as
compared with conventional Si p-MOSFETs. These demonstrate
that forming an ultrathin passivation layer of TaOxNy on ger-
manium surface prior to deposition of high-k dielectrics can
effectively suppress the growth of unstable GeOx , thus reducing
interface states and increasing carrier mobility in the inversion
channel of Ge-based transistors.
Index Terms—Germanium, high-k, pMOSFET, TaON
interlayer.
I. INTRODUCTION
W ITH THE continual scaling down of the dimensionsof metal–oxide–semiconductor field-effect transistor
(MOSFET), high-k metal–oxide dielectrics, e.g., HfO2 and
ZrO2, are used to replace SiO2 as gate dielectric to reduce gate
leakage, and also, high-mobility semiconductor such as germa-
nium is used as channel material to increase the operating speed
of the devices. High-quality insulator/channel interface is desir-
able for high-k/Ge MOS devices [1]–[4]. Kim et al. [5] reported
that an ultrathin nitride interlayer (AlN: k ∼ 9 and Hf3N4:
k ∼ 20) inserted between HfO2 and germanium substrate could
effectively passivate the Ge surface and increase the k value
of the stacked gate dielectric as compared to the case with
GeOxNy as interlayer. Sugawara et al. [6] demonstrated that Ge
MOS capacitor with ALD HfO2 and plasma-synthesized TaON
interlayer showed superior electrical properties. Since TaOxNy
has a high k value of ∼26 [7], [8] and high thermal stability,
it should be a promising candidate as an interlayer between
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high-k dielectric and Ge substrate. In this letter, Ge-based MOS
capacitors and MOSFETs with Al/HfO2/TaOxNy stack gate
are fabricated. Measurements show that, owing to the passiva-
tion role of the TaOxNy interlayer, excellent electrical proper-
ties with low gate leakage current, low interface-state density,
good output characteristics, and high hole mobility can be ob-
tained for the HfO2/TaOxNy gate-dielectric p-MOSFET when
compared with its counterpart without the passivation layer.
II. EXPERIMENTS
Ring-structure p-MOSFETs were fabricated on n-type (100)
Ge wafers (0.1–0.2 Ω · cm) from Umicore, using a self-aligned
technology. Before depositing the gate dielectric, Ge wafers
were cleaned using semiconductor-grade trichloroethylene,
acetone, and ethanol for 5 min, respectively, and rinsed with
DI water several times, followed by 15-s diluted HF (1 : 50)
dipping and 15-s DI water rinsing for five cycles to remove
Ge native oxide. The rms surface roughness of the Ge wafers
after cleaning was 0.14–0.15 nm for a 5-μm2 area, which
was measured by AFM. After drying in N2, the wafers were
immediately transferred into the Denton Vacuum Discovery
Deposition System. TaNx of 1.0 nm was deposited by reactive
sputtering of Ta in an Ar/N2 (12 : 18) ambient, followed by the
deposition of a nominal 9.0-nm HfO2 by reactive sputtering of
Hf in an Ar/O2 (24 : 6) ambient. For comparison, a nominal
9.0-nm HfO2 was directly deposited on the cleaned Ge sub-
strate without the TaNx layer to make the control sample.
A postdeposition annealing (PDA) was carried out in wet N2
at 500 ◦C for 5 min to improve the dielectric quality, transform
TaNx into TaOxNy [9], and also suppress the formation of
unstable GeOx [10]. The wet N2 atmosphere was realized by
bubbling pure N2 through DI water at 95 ◦C with a flow rate
of 500 mL/min. Subsequently, Al was e-beam evaporated, and
ring gate electrode with inner and outer radii of 45 and 145 μm
(so, the gate length = 100 μm) was patterned using optical
lithography and etched in diluted H3PO4. Then, the samples
were divided into the following two groups: one for fabrication
of capacitors, and another for preparation of p-MOSFETs.
For the p-MOSFETs, source/drain regions were formed by
accurately timing the etching of the high-k dielectric in a CF4-
based plasma, followed by a self-aligned BF+2 implantation at
20 keV with a dose of 4 × 1015 cm−2. Source/drain electrodes
were formed by e-beam evaporation of Al through a lift-off
process. Finally, dopant activation and forming-gas annealing
were simultaneously completed in H2/N2 (5% H2) for 20 min
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Fig. 1. Normalized HF C–V curves of the HfO2/Ge and HfO2/TaOxNy/Ge
MOS capacitors, with nominal HfO2 thickness of 9.0 nm and nominal TaOxNy
thickness of 1.0 nm. The inset is their gate leakage current density.
Fig. 2. TEM photograph of the HfO2/Ge MOS sample after PDA, showing
the formation of an unstable GeOx interlayer.
at a low temperature of 400 ◦C to suppress Al diffusion into the
gate dielectrics.
III. RESULTS AND DISCUSSION
Fig. 1 shows the typical HF (1-MHz) C–V curves
of the HfO2/Ge (denoted as nonpassivated sample) and
HfO2/TaOxNy/Ge (denoted as passivated sample) MOS ca-
pacitors. The total physical thicknesses of their dielectrics are
10.0 and 10.4 nm, respectively, measured by multiwavelength
ellipsometer, in which the Cauchy model and light wavelengths
ranging from 400 to 1000 nm with incidence angles of 65◦,
70◦, and 75◦ were used to obtain the film thickness. A 2.0–
2.2-nm GeOx interlayer, formed between the high-k dielectric
and substrate, is estimated from the TEM photograph of the
nonpassivated sample shown in Fig. 2. For the passivated
sample, a 0.4-nm increase in dielectric thickness after PDA
should be ascribed to the conversion of the TaNx layer to a
TaOxNy passivation layer. Although the nonpassivated sample
physically has a thinner gate dielectric than the passivated one,
it has a larger capacitance equivalent thickness extracted from
the accumulation capacitance (Cox) in Fig. 1 than the latter
(3.9 versus 2.6 nm) due to the lower k value of its GeOx
interlayer. A small distortion occurs in the weak inversion
Fig. 3. Frequency dependence of C–V curves, measured at frequencies
ranging from 1 to 800 kHz, and the interface-state distribution in the bandgap
of germanium extracted by the conductance method.
region of the C–V curve for the nonpassivated sample,
indicating that there exists a large amount of interface states.
This is supported by the Dit distribution in bandgap, as shown
in Fig. 3. The inset in Fig. 1 shows the leakage current
density of the two MOS capacitors. The leakage current den-
sity of the nonpassivated sample at Vg = Vfb + 1 V is about
one order of magnitude larger than that of the passivated
sample, which should be related to the growth of a GeOx
interlayer leading to a large Dit and, thus, larger interface-
trap-assisted tunneling current [11] (the HfO2/TaOxNy/Ge
sample in [6] has smaller leakage current mainly because
HfO2 prepared by ALD has better dielectric quality, hence
having smaller Dit and Qox). Thus, an ultrathin TaOxNy
interlayer inserted between the high-k dielectric and Ge
substrate can effectively suppress the formation of unstable
GeOx, leading to improved interface properties for MOS
devices. Fig. 3 shows the frequency dependence of C–V
curves measured at frequencies ranging from 1 to 800 kHz,
and the interface-state distribution in the bandgap of germa-
nium. The normal conductance method [12] was used to extract
Dit’s just for the purpose of a relative comparison between the
samples, although it has been shown to produce numerically
inaccurate results for germanium [13]–[16]. The Dit near the
midgap for the passivated sample is 5 × 1011−1 × 1012 eV−1 ·
cm−2, which is much smaller than that for the nonpassivated
sample (3.2 × 1012−4.6 × 1012 eV−1 · cm−2).
The output characteristics of the p-MOSFETs are shown in
Fig. 4. The HfO2/TaOxNy gate-dielectric p-MOSFET shows a
larger Id than that of the HfO2 gate-dielectric p-MOSFET. This
should be attributed to the larger oxide capacitance (see Fig. 1)
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Fig. 4. Output characteristics of the HfO2/TaON/Ge and HfO2/Ge
p-MOSFETs (Weff/L = 537 μm/100 μm), with nominal HfO2 thickness of
9.0 nm and nominal TaOxNy thickness of 1.0 nm.
Fig. 5. Effective hole mobility of the two Ge p-MOSFETs and (solid line)
the universal hole mobility for conventional Si p-MOSFETs. The inset is their
transfer characteristics.
and higher carrier mobility (see hereafter) of the former device.
The nonsaturated Id characteristics of the HfO2 gate-dielectric
p-MOSFET at large |Vds| (> 2 V) are probably related to gate-
perimeter leakage current caused by the difference in the etch-
ing characteristics between the GeOx and TaOxNy interlayers
during the RIE process.
The effective carrier mobility (μeff) of the two samples was
extracted from the linear region of the Id–Vgs curves of the
MOSFET with a gate length of 100 μm, which is shown as an









≈ Cox [Vgs − (1 − η)(Vgs − Vth)]
εs
where Qinv ≈ Cox(Vgs − Vth), Qdep = Eoxεox −Qinv, Eox ≈
Vgs/tox = VgsCox/εox, εs is the permittivity of Ge substrate,
and η = 0.3 is the fitting parameter [17], [18]. The effective
channel width Weff is calculated to be 537 μm [18]. For
comparison, the universal hole-mobility curve for conventional
Si p-MOSFETs is also shown in Fig. 5. At low effective field,
the μeff of the HfO2/TaOxNy/Ge MOSFET exhibits ∼1.7-fold
enhancement when compared with the hole mobility of conven-
tional Si p-MOSFETs. A peak mobility of 225 cm2/V · s at
0.2 MV/cm is observed in Fig. 5. On the other hand, the
effective hole mobility of the HfO2/Ge MOSFET is seriously
degraded when compared with that of the HfO2/TaOxNy/Ge
sample. This should be mainly attributed to enhanced hole
scattering arising from more interface states (see larger Dit
in Fig. 3, larger oxide leakage in Fig. 1, and larger sub-
threshold swing in Fig. 5) and possibly larger interface rough-
ness associated with growth of the unstable GeOx interlayer
(see Fig. 2). Thus, it can be suggested that the ultrathin TaOxNy
interlayer between the high-k dielectric and Ge substrate can
effectively improve the interface quality (lower interface-state
density) and thus significantly enhance the carrier mobility
(roughly 1.7 times). In addition, from the Id–Vgs curve, the
threshold voltage (Vth) and subthreshold swing are extracted
to be −0.120 V and 114 mV/decade for the HfO2/TaON gate-
dielectric p-MOSFET, and −0.098 V and 157 mV/decade for
the HfO2 gate-dielectric p-MOSFET, respectively. The small
negative Vth value, particularly for the nonpassivated sample,
is due to the high negative-oxide-charge densities (Qox)’s ex-
tracted from the HF C–V in Fig. 1, which are −9.7 × 1011 and
−2.1 × 1012 cm−2 for the HfO2/TaOxNy/Ge and HfO2/Ge
capacitors, respectively. The smaller subthreshold swing of
the HfO2/TaON p-MOSFET shows better interface quality,
which is consistent with the results in Fig. 3(b). A possible
origin of the negative oxide charges is the wet ambient of the
PDA, which can introduce hydroxyl ions in the gate dielectric
[10]. It is expected that further improvements in the electrical
properties of the devices can be obtained if the device structure
and processing conditions are optimized, e.g., higher activation
temperature or longer activation time for the source/drain im-
plant to activate more dopants, and rectangular gate (smaller
than the ring gate) resulting in smaller transistor, thus having
smaller gate leakage current and smaller S/D leakage current.
IV. SUMMARY
Germanium-based p-MOS capacitors and p-MOSFETs with
high-k materials as gate dielectric were fabricated. The MOS
devices with HfO2/TaOxNy stack gate dielectric demonstrate
excellent electrical properties, such as low interface-state den-
sity, small gate leakage current, and good output and trans-
fer characteristics when compared with the control samples
with HfO2 gate dielectric, and also an ∼1.7-fold hole-mobility
enhancement relative to the universal hole mobility of Si
p-MOSFET. All these are due to the ultrathin TaOxNy inter-
layer, which can effectively passivate the dielectric/germanium
interface. Therefore, HfO2/TaOxNy stack gate dielectric
should be a promising high-k gate dielectric structure for
fabricating high-speed Ge-based MOSFETs in the future.
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